

JOINT INVENTORS

"EXPRESS MAIL" mailing label No.
EL564462698US

Date of Deposit: **August 27, 2001**

I hereby certify that this paper (or fee) is being deposited with the United States Postal Service "EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 CFR §1.10 on the date indicated above and is addressed to: Commissioner for Patents, Washington, D.C.

20231



Richard Zimmermann

**APPLICATION FOR
UNITED STATES LETTERS PATENT**

S P E C I F I C A T I O N

TO ALL WHOM IT MAY CONCERN:

Be it known that we, Young-Hun BAE, a citizen of the Republic of Korea, residing at 707-1205 Hyundai 7 Apt., Ami-Ri, Bubal-Eup, Icheon-Shi, Gyunggi-Do, Republic of Korea, and Won-Sung PARK, a citizen of the Republic of Korea, residing at 459 Ichung-Dong, Songtan-jiyeok, Pyungtaek-Shi, Gyunggi-Do, Republic of Korea, have invented a new and useful METHOD FOR FORMING A GATE OF A HIGH INTEGRATION SEMICONDUCTOR DEVICE, of which the following is a specification.

METHOD FOR FORMING A GATE OF A HIGH
INTEGRATION SEMICONDUCTOR DEVICE

BACKGROUND

5 Technical Field

A high integration semiconductor device is disclosed, and in particular, a method for forming a gate electrode of such a high integration semiconductor device is disclosed in which an etch prevention layer is formed 10 between the nitride layer and the anti-reflection layer in order to prevent the nitride layer from over-etching, thereby preventing generation of a leakage current, caused by a bridge formed between the gate and a bit line.

15 Description of the Background Art

In general, the most widely used gate electrode in semiconductor devices is a doped polycrystalline silicone. As higher integration of semiconductor devices are being developed, metallic layers of titanium and tungsten are 20 also widely used.

While the gate electrode using polycrystalline silicone has the advantage of ensuring stability of the process, its high specific resistance causes reduction of the design rule, thus hindering improvement of the 25 operational speed.

In order to solve this problem, a method has been introduced using, as a gate electrode, a refractory metal such as tungsten with a low specific resistance.

On the other hand, in recent years, a high 5 integration semiconductor device (1 Giga grade) with its gate electrode line width of $0.13\mu\text{m}$ has been fabricated and put to practical use. Therefore, as a conductive layer of a gate electrode, a process for using the polysilicon layer and the tungsten layer, as compound, 10 has been introduced.

Figures 1a to 1d are views illustrating sequential processes for fabricating a high integration semiconductor device in accordance with the conventional art.

15 As shown in Figure 1a, a gate oxide 1a, a ploy silicon layer 2, a tungsten nitride layer 3, a tungsten layer 4, a nitride layer 5 and an anti-reflection layer 6 are sequentially deposited on a semiconductor substrate 1.

Thereafter, as shown in Figure 1b, after depositing 20 a photoresist layer on the resultant material, a photoresist pattern 7 is formed in order to intercept the part to be formed a gate.

Thereafter, as shown in Figure 1c, after removing the photoresist pattern 7, the anti-reflection layer 6, 25 the nitride layer 5, the tungsten layer 4, the tungsten nitride layer 3 are sequentially etched.

At this time, a gas containing fluorine is commonly used as an etching gas for etching the anti-reflection layer 6, the nitride layer 5, the tungsten layer 4 and the tungsten nitride layer 3.

5 As shown in Figure 1d, the polysilicon layer 2 is etched in order to expose the semiconductor substrate 1.

However, as mentioned above, as shown in Figure 1c, when etching the photoresist pattern 7, the anti-reflection layer 6 and the lower gate layer, the entire 10 thickness loss of the anti-reflection layer 9 and the nitride layer 8 is about 1000 Å as represented with phantom lines and, at this time, the thickness of the tungsten layer 4 and the tungsten nitride layer 3 is about 700 Å.

15 Accordingly, in the next processes, when etching the self align contact (SAC), there is a disadvantage that since the thickness of the hard mask nitride layer 5 is thin, a bridge between the gate and the bit line is formed, thereby generating a leakage current. Although 20 it is possible to increase the thickness of the hard mask nitride layer 5 in order to solve the above disadvantage, an etching selectivity to the photoresist layer becomes lower when etching the gate because of the increase in the thickness of the hard mask nitride 5, thereby 25 generating a notch and a top loss.

In addition, when etching the tungsten layer 4 and the tungsten nitride layer 3, a difference in the thickness of the nitride layer 3 occurs because of the difference of the etching speed of the etching device.

5

SUMMARY OF THE DISCLOSURE

Accordingly, a method for forming a gate of a high integration semiconductor device is disclosed wherein when forming a gate electrode on a semiconductor 10 substrate by depositing a nitride layer and an anti-reflection layer after depositing a conductive layer constructed by a gate oxide layer, a polysilicon layer, a tungsten nitride layer and a tungsten layer, an etch prevention layer is formed between the nitride layer and 15 the anti-reflection layer in order to prevent the nitride layer from over-etching, thereby preventing the leakage current, caused by a bridge formed between the gate and the bit line.

In one aspect of the disclosed method, in a gate 20 structure of the high integration semiconductor device constructed with a gate oxide layer, a polysilicon layer, a tungsten layer, a tungsten nitride layer, a nitride layer and an anti-reflection layer, which are sequentially formed on the semiconductor substrate, the 25 gate structure comprises an etching prevention layer for preventing etching of the tungsten layer and the tungsten

nitride layer between the anti-reflection layer and the nitride layer.

One disclosed method for forming a gate of a high integration semiconductor device comprises: forming a 5 gate oxide layer, a polysilicon layer, a tungsten nitride layer, a tungsten layer, and a nitride layer on a semiconductor substrate; depositing an etching prevention layer and an anti-reflection layer sequentially on the resultant material; forming a pattern by depositing a 10 photoresist layer on the anti-reflection layer and executing a mask process; etching the nitride layer, the tungsten layer and the tungsten nitride layer sequentially with an etching gas comprising fluorine after performing the above process; and etching the 15 etching prevention layer and the polysilicon layer through an etching gas comprising chlorine after performing the above process.

Preferably, the etching prevention layer has a thickness ranging from about 50 to about 000Å. 20 The etching gas comprises fluorine in the form of any one of NF_3 , SF_6 and CF_4 gases.

BRIEF DESCRIPTION OF THE DRAWINGS

The disclosed methods will become better understood 25 with reference to the accompanying drawings, which are

given only by way of illustration and thus are not intended to limit of the disclosure, wherein:

Figures 1a to 1d schematically illustrate processes for forming a gate of a high integration semiconductor device in accordance with the conventional art; and

Figures 2a to 2d schematically illustrate processes for forming a gate of a high integration semiconductor device in accordance with the present invention.

10

**DETAILED DESCRIPTION OF THE
PRESENTLY PREFERRED EMBODIMENTS**

A method for forming a gate of a high integration semiconductor device in accordance with a preferred embodiment of the disclosure will now be described with reference to the accompanying drawings.

Figures 2a to 2d are views illustrating sequential processes for forming a gate of a high integration semiconductor device in accordance with the disclosure.

As shown in Figure 2a, a gate electrode 12, a polysilicon layer 15, a tungsten nitride layer 20, a tungsten layer 25, a nitride layer 30 are deposited sequentially to a semiconductor substrate 10.

Thereafter, an etching prevention layer 35 and an anti-reflection layer 40 are sequentially deposited on the resultant material. Preferably, the etching

prevention layer 35 is deposited in order to have a thickness ranging from about 50 to about 1000Å.

Preferably, the etching prevention layer 35 is titanium Ti or titanium nitride TiN.

5 Thereafter, as shown in Figure 2b, a photoresist pattern is formed on the anti-reflection layer 40 by depositing a photoresist layer 45 and then performing a masking process.

10 Thereafter, as shown in Figure 2c, after the above process, the nitride layer 30, the tungsten layer 25 and the tungsten nitride layer 20 are sequentially etched through etching gas comprising fluorine.

15 At this time, since the etching prevention layer 35 is not etched by the etching gas comprising fluorine, the damage of the lower nitride layer 30 can be prevented.

The etching gas comprising fluorine, preferably, is any one of NF_3 , SF_6 and CF_4 gases.

Thereafter, as shown in Figure 2d, after the above process, the etching prevention layer 35 and the 20 polysilicon layer 15 are etched with the etching gas comprising fluorine.

At this time, the etching gas comprising fluorine is used when etching the polysilicon layer 15 and it has a tendency to not act upon the nitride layer 30, the 25 tungsten layer 25 and the tungsten nitride layer 20 and only acts upon the anti-reflection layer 40.

Accordingly, as mentioned above, the method for forming the gate of the semiconductor device in accordance with the disclosure has several advantages including: when forming a gate on a semiconductor 5 substrate by depositing a conductive layer constructed by the gate oxide layer, the polysilicon layer, the tungsten nitride layer and the tungsten layer and thereafter depositing the nitride layer and the anti-reflection layer, the etch prevention layer is formed between the 10 nitride layer and the anti-reflection layer in order to prevent the nitride layer from over-etching, thereby preventing the leakage current, caused by a bridge formed between the gate and the bit line.

As the disclosed process and devices may be 15 embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiment is not limited by any of the details of the foregoing description, unless otherwise specified, but rather 20 should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the meets and bounds of the claims, or equivalences of such meets and 25 bounds are therefore intended to be embraced by the appended claims.